CR-5000/8000 SERVICE NOTES

SPECIFICATIONS

First Edition

Second Printing (July 12, 1983 E2)

OUTPUT IMPEDANCE Less than $6K\Omega$ or less than $25K\Omega$ (Serial No. CR5000 091100-, CR8000 090900-)

TRIGGER OUT Level: +5 positive edge

Width: 44ms (typ) @ TEMPO min./12ms (typ) @ TEMPO max.

OUTPUT (max.) 4V p-p @ VOICE LEVEL max./VOLUME max./ACCENT min. (16V p-p @ ACCENT max.)

(into 100KΩ) 2.5V p-p @ VOICE LEVEL mid./VOLUME mid./ACCENT mid.

(CR8000)

SYNC IN +15V (max.)

 SYNC OUT
 +15V (Tempo clock - 6.7ms·71ms)


 POWER CONSUMPTION
 CR5000: 10W, CR8000: 12W


 DIMENSIONS
 331(W) x 278(D) x 108(H)mm


WEIGHT 3.7kg


NOISE 0.3mV rms (-68dB) (0dB = 0.775V)

(load $100k\Omega$) (DIN 45405 wtd)











LEVEL





7 18 19 20 21 22 23 24 25 26 27 28 25 30 30 00 00 00 00




Fig. 2

CIRCUIT DESCRIPTION

SWITCH SCANNING

CPU holds one of switch matrix rows low through LATCH IC1 and DECODER IC6. Exp. When Sll closes while pin 4 of IC6 (B in Fig. 1) is held low, pin 14 of BUFFER IC1 (A in Fig. 1) which is pulled up via Rl, becomes low. This low is read by CPU through data bus.

CPU continues this sequence for the remaining 7 matrix rows (B, Fig.2).

Once rhythm starts, time interval between switch scanning varies to Tempo Clock rate.

LED DINAMIC SCANNING

To light LED that is on, CPU selects matrix row and column where the LED is connected diagonally.

In the above example D11 has been on, CPU fires LED driver Q1 through LATCH IC2 in sympathy with low at B in Fig. 1 ((A) and (D) in Fig. 2.)

Lengths of lows and intervals between lows in Fig. 2 also vary greatly with controls setting and rhythm tempo.

VOICE TRIGGER SIGNAL

CPU delivers trigger signals (negative going) to individual VOICE Generators. Trigger signal goes negative at the falling edge of tempo clock and stays low until the next falling edge of the tempo clock. That is, width of trigger signal is equal to period of one clock signal. The maximum trigger signal rate is $\frac{24 \text{ clocks}}{4}$: (β).

EXTIRIGGER Derived from LATCH ICl on CPU board. They are also negative going and the pulse width is equal to that of tempo clock.

RESTART

CPU reads INT terminal (not in use for interrupt application) every 3ms and , when INT is high, resets internal counter to revert to onset of a measure.

If monostable (1/6IC6, C47 and R59) output is high for a period shorter than 3ms or

CE GENERATORS

t voice generators are designed based on a fashion ilar to those detailed in the circuit description the TR-808 Service Notes which is expected to be prenced to as necessary. Exceptions are Cymbal and Shot. Below brief comments on individual voices.

circuit consists of two bridged-T networks.

has two bridged-T filters for drum sound, in ition, noise generator for snare sound.

IT:

lged-T networks in these stage include two diodes their RC constant loop. The diode changes conting rate in proportion to sound amplitude passing ough the network, changing filter characteristic, shifts filter response curve (frequency) along a contour. Pink noise is combined with this outto simulate reverbration.

1C. HC

D32 to have multiple harmonics to emphasis highs.

)HH. CY

combined square waves from Shmitt triggers are gated at choppers with the contour sed by respective envelop generator outputs.

ng six Schmitt triggers, two are used which reset by an RS trig fed through Q37. The st rising edge of two outputs are synchroded to each other to eliminate unsavory sound the very first of RS note.


CB

Two oscillator outputs of frequency are summed at Bi gated at choppers.

HCP

HCP sound is accomplished lating white noise with sawayes derived from IC6.

RAM CR-8000 only



NOTES:

P27 - high during RAM accessing CE - high during power off

approx. lms

Power CFF

outputs of different summed at BPF after ers.


complished by moduise with sawthooth rom IC6.

ACCENT

Sounds passing through VCA IC7 are accentuated simaltenously when an accent pulse is applied to Q41 with its amplitude determined by VR8 setting.

C (CLAVES)

The circuit is designed based on conventional R-C phase oscillator.




RAM accessing power off

Storage for programmed rhythm patterns are provided for the CR-8000. The memories are maintained by backup batteries (three 1.5V dry cells). The ten address bits are required to access to a memory location on 1024 words by 4 bit RAM uPD444; 8 bits are latched into IC8 by ALE and 2 bits into IC1 (also used for switch scanning).

DEC.8,1981

μ PD8049C/ μ PD8048C

SINGLE COMPONENT 8-BIT MICROCOMPUTER



μPD8049C

	PIN	NAME	PIN NO.	FUNCTION
	ТØ		1	TEMPO CLOCK IN
	Tl		39	START/STOP SIGNAL IN
	INT		6	RESTART SIGNAL IN
I	DATA	BUS	12-19	SWITCH SCARRING OUT/IN
ł				LEDs LIGHT OUT
ı				TEMPO LED, TRIG OUT
1				MEMORY READ/WRITE (CR-8000 only)
	PORT	¹ l		TRIGGER OUT FOR VOICE GENERATOR
I		P10	27	CYMBAL
1		Pll	28	HI TOM
1		P12	29	OPEN HI-HAT
		P13	30	LOW TOM
Ì		P14	31	HI-HAT
١		P15	32	SNARE DRUM
۱		P16	33	BASS DRUM
ļ		P17	34	ACCENT
Į	PORT	2		TRIGGER OUT FOR VOICE GENERATOR
ſ		P20	21	HI CONGA
۱		P21	22	MIDDLE CONGA
		P22	23	LOW CONGA
		P23	24	COWBELL
I		P24	35	CLAVES
		P25	36	RIM SHOT
l		P26	37	HAND CLAP
ł		1	l	7/0 0DTD0M

uPD8049C-159 uPD8049C-232 (improved version)

The following program bug is eliminated in the -232 version.

Condition
SHUFFLE ON with alternate rhythm patterns selected.
INTRO/FILL IN is pushed after the termination of first measure pattern.

When INTRO/FILL IN part ends, CPU delivers rhythm pattern data for the first measure but replaces the first step data only with the one for the second measure.

This is perceptive in RHUMBA, BEGUINE or

μPD8048C CR-8000 only

·		Y
PIN NAME	PIN NO.	FUNCTION
тø	1	NO APPLICATION (KEPT LOW)
Tl	39	TEMPO CLOCK IN
INT	6	START/STOP SIGNAL IN
DATA BUS	12	KEPT HIGH for Internal
1	13	KEPT LOW
	14	REPT LOW initialization
1	15	KEPT LOW initialization
	16-19	NO CONTECTION
PORT 1		
F10	27	1
P11	28	
P12	29	a anaich an a an
P13	30	7-SEGMENT LED LIGHT
P14	31	SIGNAL OUTPUTS
F15	32	
P16	33	
P17	34	NO CONNECTION
PORT 2		
P20-F23	21-24	NO CONNECTION
P24	35	(NOT IN USE)
P25	36	7-SEGMENT LED
F26	37	CONTROL SIGNAL
₽27	35	OUTPUT

TEMPO DISPLAY (CR-8000 only)

uPD8048C IC3 on Control Brd counts

Tempo Clocks derived from Q9 on

CPU Brd whenever power is being


fed to the CR-8000.

Since 24 tempo clocks are made


equal to one J, actual tempo displayed is


clocks per minute

CPU performs an equivalent eq. in a short period and drives Q18-Q20 on Control Brd in synchronous with drive signals for 7 segments of display LEDs. Upon rhythm running INT of CPU IC3 goes and stays negative with which CPU's internal count gate is disabled, then re-started at the first falling edge of the next tempo clock. This count break allows CPU to skip transitional tempo clock that is reset by a start signal. If INT remains high after rhythm running, tempo display varies temporarily.




21 **27 28 29 3**6 22 Ü 24 25 26 المنافعة الأول - No 34 05 ab Sec. Wirings Ratings(DC): ±23V @120mA, 10V @700mA F 2 F3 umper 07 \wo2 **IC13** ET 400 mA CEE T 400 mA 7805 E T400mA CEE T400mA GND Q16 F2 CKT DIA RED R95 D6 W02 IC14 F3 V.G. BOARD TA7179P R88 Ī 220 R41 27K x8 47 Q17 R41: RM8-273K **T**R2 IC9 IC8 IC1 IC2 R6 R5 LS 273 LS 273 LS 273 2 12 15 16 19 C15 丁 CI5 ジボ GND: PID TH GND: PIO GND: PID ₹ R27 AgrAg Ag IC5 IC4 PD444C 3/3 IC4 GND: P7 4% IC9 IC6 7445 R61 } RI IC4 R40; RM8-472K 16 IC 16 Q8 R60 27K 47K Q7 R46 UM3(1.5v) C48 470K 7 0224 TRIGGER OUT SELECTOR + C3 100 世4.7 1K R7 Q2 100KJ CONTROL BOARD later products 15V p-p 44mS (TEMPO MIN) 12mS(TEMPO MAX) w/ slight modifications (P) **CR-8000 CPU** 45(P)






100 v , 117 v

GL3125-090 (7312509008) **CONTROL BOARD** (pcb 2291






5



LED BOARD on early products pcb 2291046600


without underscore Pattern cuts, Jumpers



21 22 23 24 25 26 **27 28 29 30 3**1 35 57 39 39 3 Serial Number 142650 and higher


1046501)

(Viewed from the rear)



Refoer to p.16 for pcb 2291046500: surface mounting jumper wire.

CR-8000



-- : DS 442 or 151588, 152473

: 25A 733 P or 25A1015 GR


Œ☐ : 2SA 937 Q

Œ : 25C 2021 R

XID: CERAMIC RESONATOR (6.0MHz) FCR-6

: LED GL-3PR2 (RED)

(GRN)



CHANGES IN RESISTANCE With Serial Number 090900 and up

S

The changes eliminates possible dim lighting of LEDs due to insuffi at ICl or IC2 on CPU board:

R38-R45: 27k to 10k R17, R19: 47k to 10k R18, R20: 47k to 3 Resistor Array R46: 27k to 3.3k


20 21 22 23 24 25 26 27 28 29 30 34 32 33 ే చే 38 37 33 VOICE GENERATOR BOARD INTRO/FILL IN OPERH PROGRAM 720 ĎS **D32** 90 5 08 29 **\$** Ā\$ **((4)** LED BOARD 0P3125-110 R34 R35 R36 2.7 kx3 22 018 D83 Vcc R2Z 100/6.3 P 27 P 26 ×2 RESET SS INT 4.7 k ×8 R30 P25 µPD8048C-305 EA fi. 917 18 100 RS7 RZ9 100 856 228 R27 R26 100 R55 DB o 13 R25 14 R24 100 RS4 DB2 PIO 26 4 15 DB3 100 R53 100 RS2 a 12 100 IC 3


'ficient H level output

CR-8000 CONTROL

26

251 10k × 4





22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 VR12 TP-1 □ 2SC945-P CB FREO ₩ 2SC732TM-GR 2SA733-P 2SC945-P(NZ) VR13 TP-2 2SK30A-Y from foil side CB FREQ -CD-DS442, 1S2473 or 1S1588 **1**5188FM **CR-8000 VOICING BOARD** VG3125-120 (7312512007) (pcb 2291046302) CHANGES IN COMPONENTS with S/N 090900 VR9 from 10k to 50k Eliminates whizz sound upon power off. VRl with S/N 101300 'R3 VR2 R198(HCP) 47k to 33k with S/N 111700 R55,56,58,61,63,64 resistances are increased to limit currents into IC4. This modification is mandatory when replacing defective IC4. ALSO SEE CR-5000 VG BRD LAYOUT FOR OTHER MODIFI-CATIONS.

3S (9 pins) (See p. 22 for detail.)

ADJUSTMENTS

CPU BOARD

RAM BACK UP BATTERIES (CR-8000 only)

Power switch must be turned OFF.

Connect 100 ohms across pins 18 (Vcc) and 9 (GND) of RAM IC5 or shunt meter (scope or voltmeter) inputs with 100 ohms. Confirm approx. 4V at pin 18.

TEMPO CLOCK

Allow at least 10 minutes for circuit thermal stabilization.


CR-5000

Connect scope to pin 1 of CPU (TP-1). Set scope time base to 5ms/div. With TEMPO set at 200 adjust VR1 for 12.5ms/cycle (50ms/4 cycles). Reset TEMPO to 50 and confirm that 1 cycle is 50m±1ms. If exceeds this limit, readjust VR1 for 1ms at the sacrifice of ±2ms error at TEMPO 200.

CR-8000

Turning TEMPO across its travel, confirm TEMPO DISPLAY; factory set ranges from 33+2 to 375+5%. Adjust VRl as required.

NOTE: TEMPO = $\frac{2500}{\text{period of one tempo clock cycle (ms)}}$



VOICE BOARD

NOISE

Connect scope (1V/div, time base relatively slow) to TP-3. Adjust VR11 for 2V p-p when measured at rather dense peaks.

CB

Connect scope to TP-1. Adjust VR12 for 1.25ms/cycle. Connect scope to TP-2. Adjust VR13 for 1.8ms/cycle.

CY

See table right. Probing CP1-CP6 of oscillators IC6, confirm frequency ratios between adjacent two; they should be in 1.1-1.4 steps. Note that two oscillators generating on too close frequency will sound beating cymbal which can be eliminated by tailoring R and C listing on the table.


OFFSET

Controls set up - All VOICE LEVELs: FCCW; VOLUME, ACCENT: MAX; RYTHM: DISCO Start the ryhthm. Monitoring through OUTPUT jack (scope or amp), adjust VR4 for minimum thump.

HCP (CR-8000 only)

Controls set up - HCP VOICE LEVEL: FCW; VOLUME: MAX; ARRANGER: HAND CLAP Connect scope V IN to OUTPUT jack and H (EXT) to HCP trig terminal 23. Adjust VR10 for the below:

Serial number up to 101299 $\,$ 1V $\,p-p$ Serial number 101300 and up 2V p-p



		}			,													OICE T HO			ONTR AL	OL	OUT PUT JACK
		<u></u>				<u>.</u>	(mS)(H±) JENC\	Y		Α	MPLIT (Vp.p		DE	CAY 7		A	MPLIT (V,.,		DE	CAY T	_	AMPLITUDE
<u> </u>	,		POIN		MI	IN	7	YP	MA	١X	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
BD	H	10	2 PIN	1	13.2	(76)	11.4	(88)	7.7 (1	(60	6.3	7.6	8.4	30	49	50		^ ^			<u> </u>		
00	L	10	2 PINT	7	20.2	(50)	17.5	(57)	15.0 (67)	11.7	13.2	14.5	90	100	110	6.7	8.0	9.6	77	96	115	1.2
SD	H	TC	PIN		3.5 ((286)	3.0	(333)	2.5 (400)	4.7	5.6	6.5	8	10	12							. 7
30	니	IC (PIN	7	5.1	(196)	4.4	(227)	3.8 (266)	8.61	20.0		28	34	40	10.8	13.0	15.6	58	72	86	1.7
LT		IC.	PIN ?		10.9	(71:7)	9.4	(106)	8.0 (1	24)	24	27	22				7.0	8.8	10.6	160	200	240	1.3
НТ		103	PIN		7.6	(132)	6.6	(152)	5.6 (1	(77)	24	27	23			Ì	4.6	6.0		120	150	180	1.0
LC		100	ר אוק		5.8	(172)	5.0	(200)	4.3 (234)	24	27	28			Ì	6.4	8.0	9.6	136	170	200	1.3
MC	-	109	PIN	Ш	3.9 ((256)	3.4	(294)	2.9 (343)	24	27	28			ĺ	2.2	2.8	3.4	80	100	120	0.4
HC		108	PIN		1.67	(599)			1.24 (807)	24	27	23			- [3.4	4.3	5.1	12	15	1.3	0.6
_CB	Ц	TP1,VR12	TP2.V	R13			1.25 (800)	1.80 (555)					}				1.1	1.3	1.6	29	36	43	1.3
_ <u>c</u>		99 co	LECTO	<u> </u>	0.49(2.01K	0.43(2.эзк	0.37 (2	.72K						- 1	1.3	1.6	1.9	11	14	17	1.5
HC	믹	VR	10	┙									- 1			Ī	0.4	0.6	0.8	72	90	105	2.0
$\overline{}$		CHECK	R	1	c T			BEOL	IENCY						F	≀s	18.4		27.6	24	30	36	2.6
_		POINT	(KΩ)	G	uF)	MII		TY	ENCY (J(CM)	_						.6.3	7.6	7.1		380	450	1.2
		CPI	9223 390	0.	111 01	1.58 (631)	1.26	(794)						H	н	5.8	7.0	8.4	57	74	61	1.1
RS	[CP 2	R221 470	0.0				1.54	(647)						0	НН	5.8	7.0	8.4	240	300	360	1.1
CY	- 1	CP3	390		015			1.91 ((524)											•			

HH ОНН 2.72 (368 4.20 (238) 3.53 (283)

CR-5000 S/N with 101400 -CR-8000 S/N with 101300 -

Ref. set up

VOICE LEVEL, VOLUME: MAX

(@ MAX, add 12dB to each: four times MIN.)

7
•

		· · · · · · · · · · · · · · · · · · ·																-
												V(A7	OICE HOI	LEVE TER	EL CO	NTRO L)L	OUT PUT JACK
L		FREQUENCY AMPLITUDE (mS)(Hz) (Vp.p)						DE	DECAY TIME (mS)			AMPLITUDE (V,-,)			CAY T	AMPLITUDE (V _{C+})		
<u></u>		CHECK POINT	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	_	MAX	MIN	TYP	MAX	
BD	Н	TCZ PIN1	13.2 (76)	11.4 (88)	9.7 (103)	6.3	7.6		30	40	50		9.0	10.8	77	96		, [
	L	1C2 PIN7	20.2 (50)	17.5 (57)	15.0 (67)	11.9	13.2	14.5	90	100	110	7.2	7.0	10.8	''	סדן	115	1.5
SD	Н	IC6 PIN 1	4.4 (227)	3.8 (263)	3.2 (308)	24	27	28	54	64	74		12.0			72	2,	. 7
30	L	IC6 PIN7	5.1 (196)	44 (227)	3.8 (266)				30	40	50	9.6	12.0	14.4	58	72	86	1.7
LI	_	IC3 PINT	10.9 (91.7)	9.4 (106)	8.0 (124)							7.2	9.0	10.8	160	200	240	1.5
田田		IC3 PIN1	7.6 (132)	6.6 (152)	5.6 (177)				1			5.6	7.0	8.4	120	150	180	1.0
LC		IC9 PINT	5.8 (172)	5.0 (200)	4.3 (234)				}			6.4	8.0	9.6	136	170	700	1.3
MC		IC9 PIN1	3.9 (256)	3.4 (294)	2.9 (343)							2.4	3.0	3.6	80	100	120	0.5
HC		IC8 PIN 1			1.24 (807)		_'_					3.4	4.3	5.1	12	15	18	0.6
CB	Ц	TP1,VRIZ TP2.VRI3		1.25 1.80 (800) (555)								1.1	1.3	1.6	29	36	43	1.3
C	_	9 COLLECTOR	0.49(2.01K)	0.43 (2.33K)	0.37 (2.72K)							1.3	1.6	1.9	11	14	17	1.5
HC	<u> </u>	VRIO								_		0.4	0.6	0.8	72	90	108	1.0
CR-50	ooc	S/N up to 10								F	≀s	10	13	16	24	30	36	1.5


Controls set up - HCP VOICE LEVEL: FCW; VOLUME: MAX; ARRANGER: HAND CLAP Connect scope V IN to OUTPUT jack and H (EXT) to HCP trig terminal 23. Adjust VR10 for the below:

Serial number up to 101299 $\,$ 1V $\,$ p-p $\,$ Serial number 101300 and up 2V $\,$ p-p $\,$

2.25 (444)

2.72 (368)

4.20 (238) 3.53 (283)



				-															EL C RMIN	ONTRO	or	OUT PUT JACK
						1		JENC` JENC`	Y			LITUDE	1	ECAY	TIME	A	MPLIT		DE	CAY T	-	AMPLITURE (Vpp)
		CHECK	POIN	IT_	м	IN	7	YP_	MA)	C MI	N TY	P MA	K MII	TYF	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
BD	Н	1 C Z	PIN	1	13.2	(76)	11.4	(88)	7.7 (10	3) 6.	в <u>7</u> .	6 8.4	30	40	50	6.7	8.0	9.6	77	96	115	1.2
	니	1C 2	FIN	7 _	20.2	(50)	17.5	(57)	15.0 (6	7) 11	.7 13	.2 14.	5 90	100	110			L.	L.			
SD	н	106	PIN	1	3.5	(286)	3.0	(333)	2.5 (4	∞) 4	7 5	.6 6.	; 8	10	12	10.8	13.0	15.6	58	72	86	1.7
3	L	106	PIN	7	5.1	(196)	44	(227)	3.8 (2	66) 16	8 20	.O 23.	2 28	34	40					'-	~	
LT		103	PIN.	7	10.9	(91:7)	9.4	(106)	8.0 (1.	24) 7	1 2	7 Zã	\mathbb{J}^{-}			7.0	8.8	10-6	160	200	240	1.3
НТ	_	1C3	PIN	١	7.6	(132)	6.6	(152)	5.6 (1	77) 2	4 2	7 23	1			4.6	6.0	7.4	120	150	180	1.0
LC	\equiv	109	PIN'	7	5.8	(172)	5.0	(200)	4.3 (2	34) 2	4 2	7 28]			6.4	8.0	9.6	136	170	200	1.3
MC		109	PIN	1	3.9	(256)	3.4	(294)	2.9 (3	43) Z	1 2	7 28				2.2	2.8	3.4	80	100	120	0.4
HC		1C8	PIN	1	1,67	(597)			1.24 (8	07) Z	4 2	7 23				3.4	4.3	5.1	12	15	13	0.6
СВ		TP1,VRIZ	TP2.V	R13			1.25 (800)	1.80 (555)]			1.1	1.3	1.6	29	36	43	1.3
_c	_}	09 COL	LECTO	R	0.49	(z.01K)	0.43	(2.33K)	0.37 (2.	7215			1			1.3	1.6	1.9	11	14	17	1.5
нс		VR	10													0.4	0.6	0.8	72	90	ાજ	2.0
_	7	CHECK	R		c	Γ		BEOL	JENCY (~611H2	\Box			L	RS	18.4	23	27.6	24	30	36	2.6
		POINT	(KD)		μF)	м			YP	MAX				L	CY	-6.3	7.6	7.1	300	380	450	1.2
		CP I	9223 390	0.	01	1.58	(631)	1.26	(794)]			1	нн	5.8	7.0	8.4	57	74	E11	1.1
RS	l	CP 2	170	Di	130			1.5%	147]			<u></u>	OHH	52	70	8.4	240	<u> 300 </u>	360	1.1
ĊY	-[CP3	300	5	127			1.91	(524)		1											

CR-5000 S/N with 101400 - CR-8000 S/N with 101300 -

CP 4

CP 5


HH


OHH


Ref. set up
VOICE LEVEL, VOLUME: MAX
ACCENT : MIN
(@ MAX, add 12dB to each:
four times MIN.)

AT HOT TERMINAL AMPLITUDE DECAY TIME AMPLITUDE (V-p) (mS) (mS) AMPLITUDE (V-p) (mS) (mS) AMPLITUDE (V-p) (mS) (mS																		•
CHECK POINT MIN TYP MAX MIN TYP MA																	L	OUT PUT JACK
CHECK POINT MIN TYP MAX MIN TYP MA											Al						AMPLITUDE (V _{CP})	
BD		CHECK POINT	MIN		MAX				МІМ	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
BD L 1C 2 PIN 7 20.2 (50) 17.5 (57) 15.0 (67) 11.9 13.2 14.5 90 100 110	H			11.4 (88)	9.7 (103)	6.3	7.6	8.4	3	40	50	7.2	9.0	10.8	77	96	115	1.5
No. No.	미급	IC 2 PIN 7				11.9	13.2	14.5	8	100	110							
CR SO L 1C6 PIN 7 5.1 (196) 4.4 (227) 3.8 (266) 30 40 50 50 50 50 50 50 5	- -	IC6 PINI				24	27	28	54	64	74	٥٤	120	لمما	SR	72	86	1.7
LT 1C3 PIN7 10.9 (91.7) 9.4 (106) 8.0 (124) HT 1C3 PIN1 7.6 (132) 6.6 (152 5.6 (177) LC 1C9 PIN7 5.8 (172 5.0 (200) 4.3 (234) MC 1C9 PIN1 3.9 (256 3.4 (294) 2.9 (343)) HC 1C8 PIN1 1.67 (599) 1.45 (690) 1.24 (807) CB TP1.VRIZ TP2.VRI3 (1.25 1.80) (1.25 1.80) C 99 COLLECTOR 0.49(2.01K 0.43(2.33K) 0.37 (2.72K) HCP VR10 CR-5000 S/N up to 101399 CR-6000 S/N up to 101399 CR-6000 S/N up to 101299	DH					П	П		30	40	50	÷.		1-9.7	L			
HT 1C3 PIN1 7.6 (132) 6.6 (152) 5.6 (177) LC 1C9 PIN7 5.8 (172) 5.0 (200) 4.3 (234) MC 1C9 PIN1 3.9 (256) 3.4 (294) 2.9 (343) HC 1C8 PIN1 1.67 (599) 1.45 (690) 1.24 (807) CB TP1,VRIZ TP2.VRI3 (1.25 1.80) C Q9 COLLECTOR 0.49(2.01K 0.43(2.33K 0.37 (2.72K) HCP VRIO CR-5000 S/N up to 101399 CR-6000 S/N up to 101399 CP 8000 S/N up to 101299	7						П	\prod				7.2	9.0	10.8	160	200	240	1.5
LC IC9 PIN7 5.8 (172) 5.0 (200) 4.3 (234) 6.4 8.0 9.6 136 170 200 MC IC9 PIN1 3.9 (256) 3.4 (294) 2.9 (343) 2.4 3.0 3.6 80 100 120 HC IC8 PIN1 1.67 (599) 1.45 (690) 1.24 (807) 3.4 4.3 5.1 12 15 18 CB TP1,VR12 TP2.VR13 (1.25 1.80) (525) 1.1 1.3 1.6 29 36 43 C QQ COLLECTOR 0.49(2.01K 0.43(2.33K 0.37 (2.72K)) 1.3 1.6 1.9 11 14 17 HCP VR10 RS 10 13 16 24 30 36 CR-5000 S/N up to 101399 RS 10 13 16 24 30 380 450 CP 8000 S/N up to 101299 CY 2.5 3.5 4.5 300 380 450					5.6 (177)		П	П	Ì			5.6	7.0	8.4	120	150	180	1.0
MC							П	П				6.4	8.0	9.6	136	170	200	1.3
HC 1C8 PIN 1 1.67 (597) 1.45 (690) 1.24 (807) CB TP1,VRI2 TP2.VRI3 1.25 1.80 (1500) (553) (1500) (500) (533) (1.272K) HCP VRI0 CR-5000 S/N up to 101399 CR-8000 S/N up to 101399 CR-8000 S/N up to 101299						_	П					2.4	3.0	3.6	80	100	120	0.5
CB TP1, VR12 TP2, VR13 (1.25 1.80) C Q9 COLLECTOR 0.49(2.01K) 0.43(2.33K) 0.37 (2.72K) HCP VR10 CR-5000 S/N up to 101399 CR-8000 S/N up to 101299 CR-8000 S/N up to 101299						_			1			3.4	4.3	5.1	12	15	18	0.6
CR-5000 S/N up to 101399 CR-8000 S/N up to 101299 1.3 1.6 1.9 11 14 17 0.4 0.6 0.8 72 90 108 CY 2.5 3.5 4.5 300 380 450				1.25 1.80]			1.1	1.3	1.6	29	36	43	1.3
HCP	~~					1]			1.3	1.6	1.9	11	14	17	1.5
CR-5000 S/N up to 101399 CR 8000 S/N up to 101299 CR 8000 S/N up to 101299			0.41	10	1	1						0.4	0.6	0.8	72	90	108	1.0
CR-5000 S/N up to 101299 CY 2.5 3.5 4.5 3\omega 380 450										\top	RS	10	13	16	24	30	36	1.5
CP. 8000 S/N up to 101299	-5000									_ ⊢		2.5	3.5	4.5	300	380	450	1.0
HH [3.014.015.01 591 /41 691	-8000	S/N up to 1	01299			.				-	HH	3.0	1		59	74		1.0
See table above for RS, CY, HH and OHH frequencies. OHH 3.0 4.0 5.0 240 300 360				See tab	le above HH and	OHH	freq	uenc	ies.	<u> </u>			1					1.0


EC.8,1981








BLOCK DIAGRAM



31 32 33 34 35 37 22 23 24 25 26 27 28 29 30 36 20 21 Sec. Wirings Ratings(DC): ±23V @120mA, 10V @700mA TI: 2450242 D F101 W02 IC 13 O] 1414 21 7805 SWIFI 101/160 ۲۰۰۱ براه۰ ECQ-UZAION X30 X 19 RED 3.3 31 / 20 10,1 V.G.BOARD F3 7179P VG3124-110 220 C25, C26: 470 R41; RM8 - 273K 19 40 12 ₹ R34 ₹ IOK R2 { lok IC9 1C 2 ICI CLR 108 LS273 LS 273 ck LS 273 CI CIS GHD: PIO 777 TITE GND : PIO R33 ≸IOK | | R27 | IOK R6 IOK 831 IC4 **CR-5000** C16 1 12 IC6 5 C10 7445 R26 T R61 > R1 +0K > +0-K 27K R40; RM8 472K روك IC4 R49 IC16 R45 52 51 50 49 48 53 R60 R46 R9 ¥100 K 27K R43 470K \$ مر220 . * SW1: TRIGGER OUT SELECTOR CONTROL BOARD GL 3124-090 44 mS (TEMPO MIN later products 15V p-p 12 mS (TEMPO MAX w/ slight modifications



240v

SOME MODIFICATIONS
FOR PCB 2291046400
AT FOIL SIDE
SEE CR-8000 LAYOUT

	FI	F 2	F3
100 V	jumper	jumper	jumper
1177	jumper	jumper	jumper
220V, 240V	CEE TIA	CEE T400#A	CEE T400mA
240 V 3P	CEE TIA	CEET400mA	CEE T400=A


BLU--

BRN-

\) <u>{C1,2,8</u> ; DM74LS273	IC9 : HD 74L504P	Q1.7.8,11; 2SA733(P)
TC4 K4: HD 14023 BP	D3~5; DS 442 or 1\$1598	@ 2~6,12,13;25C945(P)
164164 ; HD 7445	IC13: 4A 7805UC	a 16:258596(0)
ICT167.11.12 : HD14050 BP	IC14; TA7179 P	Q 17 : 2SD880(Y)
/CIS 1CO. HO140138P	ICI6: HDI4584BP	

YEL/GRN

18 19 20 21 22 23 24 25 26 27 26 29 30 CF CF



CR-5000 CPU BOARD GL-3124-060 (7312406008) (pcb 2291046401)


CHANGES IN COMPONENTS


Ensure trigger outputs at IC1 when low V_{OH} LS273 is used.


R47 47k to 10k R48 47k to D6 R1 10k to 2/k R61 10k to 2/k R60 10k to 27k

Prevents possible oscillation at final amp upon power off


C29: 470uF to 100uF








19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 CA 35 37 07 3



CR-5000 CONTROL BOARD GL3124-090 (7312409010) (pcb 2291046501)

with serial number 152650 (Viewed from the rear)




: 2SA733 Por 2SA1015 GR

): LED GL-3PR2 (RED)

(pcb 2291046500)

surface mounting
D83 - CR-8000 only







CHANGES IN RESISTANCE With Serial Number 091100 and up

The changes eliminates possible dim lighting of LEDs due to insuffic at ICl or IC2 on CPU board:

R38-R45: 27k to 10k R19: 47k to 10k R20: 47k to 33k Resistor Array R46: 27k to 3.3k

18 19 20 21 22 23 24 25 26 69 18 19 30





Drh

22010111. 2007

1 M

- 60


R 31

3.7%

47k

.01µF

23 24 25 21 26 27 28 2.5 ્ં કહે





R36


C147

220k

.002µF







IC1.2.3.5.6.8.9.10.13 : NJM4558DP

<u>K11.4: HA1457W</u> or NJM4558S

Q161012152526,32,37 : 2SC 945P

024 57 8 9 16~20 22 23 34~36 ; 2SC 732 TM GR

0313142130313841: 2SA733P

NOISE GENERATOR

LEFT

When ½IClO bias current is high, it heavily DC biases output waveform, narrowing headroom. (Flatened one peak at relarively small input signal.)

RIGHT

Decoupling capacitor makes DC gain of the IC unity.

PARTS LIST

13299107

13299102

EVTR4AA00B54 50kB trim


EVTR4AAOOB15 100kB trim

* CR-8000	** CR-5000	SWITCH	·						
0003.063.3.00	0 V (11	13129117	SDK1P power 100V						
2201061100	Case N-611	13129118	SDK1P w/CSA UL 117V						
*2281028102	Chassis(bottom plate) N-281	13129110	ESB-70294 220/240V						
*22020159 *12199525	Battery cover Battery holder	13159316	HSW-0372-01-030 slide TRIG OUT select. SYNC IN/OUT						
*2219024802	Holder	13129714	KEH10903 RHYTHM SELECT						
*2226031000	Cushion	13119508	SRM1026K15 FILL IN MEASURE						
**2281027302	Chassis(bottom plate) N-273	*13119806	SRM101CY15 FILIN SELT.INSTMNT						
2235010100	Rubber foot	*13159304	SSB02335 PROGRAM MODE						
2281027201	Chassis N-272 power trans.	**13119704	SRM1016K15 FILL IN SELECT						
*2221027100	Panel(upper) N-271								
**2221025900	Fanel(upper) N-259	PCB							
*2221027200	Panel(lower) N-272	*7312506009	CPU (pcb 2291046401)						
**2221026000	Panel(lower) N-260	**7312406008	CPU (pcb 2291046401)						
*2222030200	Escutcheon(LED window)N-302	*7312509008 CONTROL (pcb 2291046500)							
		**7312409010	CONTROL (pcb 2291046500)						
KNOB. BUT	TON	*7312512007	VOICING (pcb 2291046302)						
2247012800	Knob N-128 rotary small	**7312411009	VOICING (pcb 2291046302)						
2247016500	Knob N-165 rotary large	*7312511001 LED (pcb 2291046600)							
2247050900	Button N-509 wht p.sw.	2291046200	FUSE						
2247051600	Button N-516								
2247051700	Button N-517	JACK. SOCKET							
2247051800	Button N-518	13449106	SG7622#8						
2247051900	Button N-519	*13429607	DIN socket TCS0707-01-010						
2247052000	Button N-520								
2247052100	Button N-521	FUSE							
2247052200	Button N-522	12559104	SGA 0.500 100/117V						
2247052300	Button N-523	12559505	CEE T125mA(s) 220/240V						
		12559510	T400mA CEE(s) ±15V 220/240V						
POWER TRA	ANSFORMER	12559513	CEE TlA(s) +5V 220/240V						
22450240Nl	PT-N-240N 100V	12199519	Fuse clip TF-758						
2245024101	PT-N-241C 117V								
22450242D0	PT-N-242D 220/240V								
		RESISTOR ARRAY							
POTENTION	METER	. 13910107	RM8-332K 3.3K x 8						
13219229	EVHRRA361B14 TEMPO, VOLUME on early units	13910101 13910102	RM8-472K 4.7K x 8 RM8-273K 27K x 8						
13219312	EVHLWAD25B14 Voice level								
13219238	EVHRRA361B15 ACCENT								
13219245	EVHRRA361B54 VOLUME not on eary products								
13299106	EVTR4AAOOB53 5kB trim								
13299101	EVTR4AAOOB14 lOkB trim								
13299107	EVTR4AAOOB54 50kB trim								

SEMICONDUCTORS IC PD8049C-159 مر 1517911700 CPU (See Page 5 for difference.) or1517913000 µPD8049C-323 *15179118 PD8048C**-**305 CPU display 15159105HO HD14013BP 15159126HO HD14023BP 15159128HO HD14050BP 15159303HO HD14584BP 15169304HO HD74LS04P 15169325CO DM74LS273N octal D FF 15169115HO HD7445 BCD-TO-DECIMAL DEC *15179305 RAM PD444Cير 15199110TO TA7179P +15V regulator1519 15199106F0 A7805UC +5V regulator 15159306HC HD14503BP 15159103TO TC4011UBP NJM4558DP 15189103 AN6912 *15189113 HA1457W 15189502 (pin incompatible, see p. 22) 15189135 NJM4558S 15229803 BA662B VCA **TRANSISTOR** 15119105 2SA733P 15129108 2SC945-P 15129108A 2SC945-P(NZ) noise 15129104 2SC732TM-GR *15119121 2SA937-Q *15129121 2SC2021-R 15139101 2SK3OATM-Y 15119806 2SB596-0 or Y 15129816 2SD880-0 or Y LED 15029109 GL-3AR2 red *15029112 GL-3PG2 green BEAT *15029125 TLR312 DISPLAY Diode DS442 or 1S1588 or 1S2473 15019107 15019122 1S188FM 15019236 WO2 bridge rectifier

FCR-6 (6.0MHz) ceramic resonator


12389708



DISASSEMBLY


(13129714)

Remove ten (10) screws indicated below.



HD14050B

Hex Buffers





MC14503B

HEX NON-INVERTING 3-STATE BU




in _n	Appropriate Disable Input	Outn
0	0	0
1	0	1
×	1	High Impedence


MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rating	Symbol	Value	Unit	
DC Supply Voltage	Voo	-0.5 to +18	Voc	
Input Voltage, All Inputs	Vin	-0.5 to V _{DO} + 0.5	Voc	
DC Current Drain per Input Pin	ı	10	mAde	
DC Current Drain per Output Pin	1	25	mAdc	
Operating Temperature Range — AL Device CL/CP Device	TA	-55 to +125 -40 to +85	,c	
Storage Temperature Range	Tstg	-65 to +150	,c	










HEX INVERTER

(Top View)

74LS04

DUAL ±15V TRAC




NC VCC

₽7


HM4334P-4

Reg.IN = 5 Reg.OUT= 5 µPD444C Ripple rej 4096 BIT STATIC CMOS RAM Output cur




i03B

3-STATE BUFFER




HD14013B

Dual Type D Flip Flop




TA7179P

15V TRACKING RAGULATOR



g.IN = 5mV(typ)(VIN=18-30V) g.OUT= 5mV(typ)(IOUT=0-50mA) pple rejection ratio = 75dB tput current = 100mA (max)


N74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR




•	UNCTION		
IN	PUTS		OUTPUT
CLEAR	CLOCK	٥	a
L	X	X	L.
н	1	н	н
н	•	L	`
н _	L	x	o ₀

N7445 BCD-TO-DECIMAL DECODERS/DRIVERS

PC177C, AN6912 Quad Comparator






NO.		INP	UTI		OUTPUTS									
	٥	ᆫ		A	•	1	2	3	4	B	6	7	8	•
0	L	L	L	L	۲	Н	Н	Н	Н	н	Н	Н	Н	}
1	L	Ļ	L	н	н	L	н	н	н	н	н	Н	Н	٠
2	L	L	н	L	н	н	L	н	н	н	н	Н	н	۲
3	L	L	н	н	н	н	н	Ł	н	н	н	н	н	۱
4	L	н	L	L	н	Н	н	н	L	н	н	н	н	+
5	7	н	L	н	×	н	н	н	н	L	н	Н	н	ŀ
6	L	н	н	L	н	н	н	н	н	н	L	н	н	۲
7	L	н	н	н	н	н	н	н	н	н	н	L	н	t
8	н	L	L	L	н	н	н	н	н	н	н	н	L	ŀ
9	н	L	L	н	н	н	н	н	н	н	н	н	н	ı
	Н	L	Ĥ	L	н	Н	Н	Н	Н	Ĥ	Н	Н	Н	ŀ
۵	Н	L	н	н	н	Н	н	н	н	н	н	н	н	٠
INVALID	н	н	L	L	н	н	н	н	н	н	H	н	н	ŀ
}	Н	н	L	н	н	н	н	н	н	н	Н	н	н	ŀ
-	н	н	н	L	н	н	н	н	н	н	н	н	н	۱
	н	н	н	Н	н	H	н	н	н	н	н	н	н	,


HD14011B

Quadruple 2-input NAND Gate




HD14584B

Hex Schmitt Trigger




HD14023B

Triple 3-input NAND Gate



VOICING BOARD CHANGES



CHANGING OPERATIONAL AMPLIFIERS

On CR-5000/8000 VG Boards as well as in other Roland products, the IC NJM4558S replaces HAl457W which is discontinued at the semiconductor manufacturer.

Incompatible pin arrangement leads to minor PCB re-layout as shown below, which is due to put into practical production.

Serial Numbers with which the change is effective on the CR-5000/8000 are not fixed as of the date this edition is closed.

NOTE: Although two OP AMPs are contained in new IC, one is left redundant in this application.

